

KAWASAKI STEEL TECHNICAL REPORT

No.30 (August 1994)

Special Issue on LSI


Improving Gate Oxide Integrity in p⁺pMOS Devices by

Using Large-Grain Polysilicon Gate*



Synopsis:

The effect of polysilicon grain size on gate oxide integrity in BF_2 implanted polysilicon gate pMOS devices was investigated by measuring the electrical characteristics of a MOS capacitor. Gate oxide integrity was improved by using large-grain polysilicon gate.



(a) Conventional polysilicon

(b) Large-grain polysilicon

Photo 1. TEM specimens of the polysilicon film

average grain sizes of conventional polysilicon (small grain) and large grain polysilicon are on the order of $0.05 \mu\text{m}$ and $1.0 \mu\text{m}$, respectively. The reduced resistivity

on gate, the gate oxide shows low-voltage (below 2 V) breakdown. The oxide defect density was calculated to be as high as $7.5 \times 10^{12} \text{ cm}^{-2}$. This is due to the presence of




(a) Conventional polysilicon

(b) Large-grain polysilicon

Photo 2 Dark-field TEM micrographs



capacitors as shown in Fig. 3. Q_{bd} at 50% failure with the large grain polysilicon gate capacitor is twice as large as that in the conventional polysilicon type. The use of



static CV measurement, and C_{inv}/C_{ox} is a parameter which is related to the carrier concentration in the polysilicon. C_{inv}/C_{ox} shows little difference in the two types of polysilicons. However, the C_{inv}/C_{ox} of large grain polysili-

References

- 1) B. Davari, W. H. Chang, M. R. Wordeman, C. S. Oh, Y. Taur, K. E. Petrillo, D. Moy, J. J. Buchignano, H. Y. Ng, M. G. Rosenfield, F. I. Hahn, and M. D. Rodrigues: "A

con gate MOS capacitors differs from that of conventional polysilicon gate MOS capacitors. Large grain polysilicon gate suppress the decrease in gate oxide capacitance and inversion capacitance.

- High Performance 0.25 μm CMOS Technology," IEDM Technical Digest, San Francisco (USA), (1988), 56
- 2) R. A. Champman, C. C. Wei, D. A. Bell, S. Aur, G. A. Brown, and R. A. Haken: "0.5 Micron CMOS for High Performance at 3.3 V," IEDM Technical Digest, San Francisco