

KAWASAKI STEEL TECHNICAL REPORT

No.30 ( August 1994 )

Special Issue on LSI

---

# Improving Gate Oxide Integrity in p<sup>+</sup>pMOS Devices by


Using Large Polysilicon Grains

\*

## Synopsis:

The effect of polysilicon grain size on gate oxide integrity in BF<sub>2</sub> implanted polysilicon gate pMOS devices was investigated by measuring the electrical characteristics of a






(a) Conventional polysilicon (b) Large-grain polysilicon

Photo 1. TEM micrographs of the methanol-grown films.


average grain sizes of conventional polysilicon (small grain) and large grain polysilicon are on the order of 0.95  $\mu\text{m}$  and 1.0  $\mu\text{m}$ , respectively. The undoped polysilicon



(a) Conventional polysilicon (b) Large-grain polysilicon

## Photo 2 Dark-field TEM micrographs

capacitors as shown in Fig. 3.  $Q_{bd}$  at 50% failure with the large grain polysilicon gate capacitor is twice as large as that in the conventional polysilicon type. The use of



static CV measurement, and  $C_{inv}/C_{ox}$  is a parameter which is related to the carrier concentration in the polysilicon.  $C_{inv}/C_{ox}$  shows little difference in the two types of polysilicons. However, the  $C_{inv}$  of large grain polysili-

## References

- 1) B. Davari, W. H. Chang, M. R. Wordeman, C. S. Oh, Y. Taur, K. E. Petrillo, D. Moy, J. J. Buchignano, H. Y. Ng, M. G. Rosenfield, F. I. Hohn, and M. D. Rodrigues: "A High Performance 0.25  $\mu$ m CMOS Technology," IEDM Technical Digest, San Francisco (USA), (1988), 56
- 2) R. A. Chapman, C. C. Wei, D. A. Bell, S. Aur, G. A. Brown, and R. A. Haken: "0.5 Micron CMOS for High Performance at 3.3 V," IEDM Technical Digest, San Francisco
- 3) H. H. Tseng, P. J. Tobin, F. K. Baker, J. R. Pfister, K.

con gate MOS capacitors differs from that of conventional polysilicon gate MOS capacitors. Large grain polysilicon gate suppress the decrease in gate oxide capacitance and inversion capacitance.